# Matrix Multiplication on Hypercubes Using Full Bandwidth and Constant Storage

The Harvard community has made this article openly available. **Please share** how this access benefits you. Your story matters

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Citable link</td>
<td><a href="http://nrs.harvard.edu/urn-3:HUL.InstRepos:25811001">http://nrs.harvard.edu/urn-3:HUL.InstRepos:25811001</a></td>
</tr>
<tr>
<td>Terms of Use</td>
<td>This article was downloaded from Harvard University’s DASH repository, and is made available under the terms and conditions applicable to Other Posted Material, as set forth at <a href="http://nrs.harvard.edu/urn-3:HUL.InstRepos:dash.current.terms-of-use#LAA">http://nrs.harvard.edu/urn-3:HUL.InstRepos:dash.current.terms-of-use#LAA</a></td>
</tr>
</tbody>
</table>
Matrix Multiplication on Hypercubes
Using Full Bandwidth and Constant Storage

Ching-Tien Ho
S. Lennart Johnsson
Alan Edelman

TR-19-91
April 1991

Parallel Computing Research Group
Center for Research in Computing Technology
Harvard University
Cambridge, Massachusetts

Matrix Multiplication on Hypercubes
Using Full Bandwidth and Constant Storage

Ching-Tien Ho
IBM Almaden Research Center
650 Harry Road
San Jose, CA 95120
ho@ibm.com

S. Lennart Johnsson
Harvard University and
Thinking Machines Corp.
Cambridge, MA
johnsson@think.com

Alan Edelman
Dept. of Mathematics
Univ. of California at Berkeley
Berkeley, CA 94270
edelman@math.berkeley.edu

Abstract
For matrix multiplication on hypercube multiprocessors with the product matrix accumulated in place a processor must receive about $P^2/\sqrt{N}$ elements of each input operand, with operands of size $P \times P$ distributed evenly over $N$ processors. With concurrent communication on all ports, the number of element transfers in sequence can be reduced to $P^2/\sqrt{N}\log N$ for each input operand. We present a two-level partitioning of the matrices and an algorithm for the matrix multiplication with optimal data motion and constant storage. The algorithm has sequential arithmetic complexity $2P^3$, and parallel arithmetic complexity $2P^3/\sqrt{N}$. The algorithm has been implemented on the Connection Machine model CM-2. For the performance on the 8K CM-2, we measured about 1.6 Gflops, which would scale up to about 13 Gflops for a 64K full machine.

1 Introduction
The multiplication of matrices is an important operation in many computationally intensive scientific applications. Effective use of the communication bandwidth is critical for maximum performance. The communication needs are minimized by a good choice of address map, i.e., data placement, and routing algorithms that minimize path lengths and congestion once an address map is given. We consider matrix multiplication on a Boolean n-cube. With sufficiently high data motion capability at each node, communication may be performed on all ports concurrently, and the full communications bandwidth of the network used.

Cannon [2] has given an algorithm for the multiplication of square matrices on two-dimensional meshes. Since a two-dimensional mesh is a subgraph of a Boolean cube [12], [5], it is possible to use Cannon’s algorithm on a Boolean cube by emulating a mesh [6]. Dekel, Nassimi and Sahni [3] have described an algorithm (termed the DNS algorithm thereafter) for the multiplication of square matrices on a Boolean cube. Both the DNS and Cannon’s algorithms assume that the number of matrix elements is equal to the number of processors. A generalization of Cannon’s algorithm to matrices of arbitrary shapes and sizes is given in [7] and [8]. Cannon’s algorithm may use up to four communication (unidirectional) channels per processor concurrently. The DNS algorithm only use two (bidirectional) channels at a time. The algorithm presented below concurrently use all $\log_2 N$ (bidirectional) channels in an $N$-processor Boolean cube, while preserving a constant storage, i.e., $O(\frac{P^3}{\sqrt{N}})$ for $P \times P$ matrices.

The paper is organized as follows. In the next section, we introduce a few basic results regarding the specific communication operations used in the multiplication algorithms. In Section 3, we generalize the DNS algorithm to the multiplication of two $P \times P$ matrices on a Boolean n-cube, configured as a product cube of $\sqrt{N} \times \sqrt{N}$ processors, and show how the Boolean cube bandwidth can be fully utilized. We conclude in Section 4.

2 Preliminaries
In the following log denotes $\log_2$. The bit-wise exclusive-or operation is denoted “$\oplus$” and $\mathbb{Z}_n = \{0, 1, \ldots, n - 1\}$. Also, $*^n$ denotes a string of $n$ instances of $\ast$, where $\ast$ is either 0 or 1. Let $n' = n/2$ throughout the paper. We consider matrix multiplication $C = A \times B$ on a Boolean n-cube where $A$, $B$ and $C$ are $P \times P$ matrices, $N = 2^n$, $n$ is even, and $P \geq n'\sqrt{N}$. For clarity, we assume $P$ is a multiple of $n'\sqrt{N}$. Note that the assumption is made only to simplify the complexity analysis. The element in row $i$ and column $j$ of matrix $A$ is $a(i,j)$, $i, j \in \mathbb{Z}_P$. $b(i, j)$ and $c(i, j)$ are similarly defined.

Let $S(1, 0) = (0)$ and

$$S(n, 0) = S(n - 1, 0)\|n - 1|S(n - 1, 0)$$

for $n > 0$, where “$\|$” is the concatenation operator of two sequences. For instance, $S(3, 0) = (0, 1, 0, 2, 0, 1, 0)$. $S(n, 0)$ is the transition sequence in a binary-reflected $n$-bit Gray code [14]. If $S(n, 0) = (x_1, x_2, \ldots, x_{2^n-1})$, then we can shift modulo $n$ to define

$$S(n, s) = ((x_1 + s) \mod n, (x_2 + s) \mod n, \ldots,$$
(x^{2n-1} + s) \mod n), \quad 0 \leq s < n.

For instance, \( S(3, 1) = (1, 2, 1, 0, 1, 2, 1) \). Let \( \alpha(t, n, s) \) be the \( t \)th element of the sequence \( S(n, s), 1 \leq t \leq 2^n - 1 \).

The communication times are measured by the number of elements transferred in sequence. Concurrent communication on all ports of all processors is assumed possible. All communications links are bidirectional.

A particular communication pattern that is used for one phase of the matrix multiplication algorithm is bit-inversion [15]. A bit-inversion in an \( n \)-cube implies that processor \( i \) sends its data to processor \( \overline{i} \) for all \( i \)'s, where \( \overline{i} \) is the bit-complement of \( i \).

**Lemma 1** [15] A tight bound for bit-inversion with \( K \) elements per processor on an \( n \)-cube is \( K \).

**Proof:** The required bandwidth is \( nNK \) and the available bandwidth is \( nN \), which gives the lower bound \( K \). An upper bound equal to the lower bound is given by the following algorithm. Divide the local data set into \( n \) parts, and exchange part \( i \), \( 0 \leq i \leq n - 1 \), according to the sequence of dimensions \( i, (i + 1) \mod n, \ldots, (i + n - 1) \mod n \). All \( n \) data sets can be exchanged concurrently without edge conflict.

In general, with bit-inversion on only a subset of the processor address bits of every processor, the communications requirements are reduced, but not the lower bound.

**Lemma 2** [9] Any tight bound for communication in a Boolean \( n \)-cube is also a tight bound for the same communication in all disjoint \( n \) dimensional subcubes of an \( n^d \) dimensional cube, when the subcubes are identified by the same \( n \) dimensions, \( n^d > n \).

The significance of this lemma is that even though only a fraction \( \frac{n^d}{n^d} \) of the total bandwidth of the \( n^d \)-cube is used, the communication time cannot be reduced when the communication in each subcube is optimal. Hence, in the case of the same bit-inversion on a subset of the bits of the address space the tight lower bound is still \( K \) for \( K \) elements per processor. The bits subject to inversion define a subcube, and the bits not inverted define the disjoint instances of the subcubes in which inversion is performed.

### 3 A block algorithm

In this section we first describe the DNS algorithm, which assumes \( P \times P \) matrices distributed over \( P^2 \) processors. We then generalize it to the multiplication of a \( P \times P \) matrices distributed uniformly over an \( n \)-cube, factored as \( \sqrt{N} \times \sqrt{N} \), where \( P \geq \sqrt{N} \). Finally, we present an algorithm that use all communication channels of an \( n \)-cube when \( P \geq n' \sqrt{N} \). For notational convenience, we assume \( P \) is a power of two and put \( P = 2^p \).

#### 3.1 The DNS algorithm

The DNS algorithm [3] assumes that \( A \) and \( B \) are \( P \times P \) matrices and that the number of Boolean cube processors is \( P^2 \). The algorithm consists of two phases: alignment and multiplication.

**Alignment:**

- \( a(i, j) := a(i, i \oplus j), \forall i, j \in Z_p \)
- \( b(i, j) := b(i \oplus j, j), \forall i, j \in Z_p \)

**Multiplication,** step \( t, 0 \leq t \leq P - 1 \):

- \( a(i, j) := a(i, j + 2^{\alpha(t, p, 0)}), \) if \( t \neq 0, \forall i, j \in Z_p \)
- \( b(i, j) := b(i \oplus 2^{\alpha(t, p, 0)}, j), \) if \( t \neq 0, \forall i, j \in Z_p \)
- \( c(i, j) := a(i, j) \cdot b(i, j) + c(i, j), \forall i, j \in Z_p \)

With one element per processor and \((i, j)\) being a processor address, the column index of an element of \( A \) is the same as the row index of an element of \( B \) for every processor \((i, j)\) after the alignment phase, and for each step of the multiplication phase. Moreover, for any integer, complementing the bits of its binary encoding according to the transition sequence in a binary-reflected Gray code, such as the sequence \( S(p, 0) \) for a \( p \)-bit number, produces every integer that can be encoded in \( p \) bits precisely once. Hence, during the course of the algorithm, processor \((i, j)\) receives all the elements of row \( i \) of matrix \( A \) and column \( j \) of matrix \( B \) appropriately synchronized.

Replacing \( \alpha(t, p, 0) \) by \( \alpha(t, p, s) \), \( 1 \leq s \leq p - 1 \), yields a matrix multiplication algorithm that for each \( t \) performs an exchange in dimension \( \alpha(t, p, 0) + s \mod p \) instead of dimension \( \alpha(t, p, 0) \). This observation is the basis for defining an algorithm that fully uses the communications bandwidth of the Boolean cube.

#### 3.2 Naïve extension

Each processor holds a \( 2^{p-n'} \times 2^{n'-p} \) submatrix (consecutive assignment [6]). The data assignment is defined by the address map

\[
\begin{array}{cccccccc}
\overline{w}_{p-1} & w_{p-2} & \cdots & w_{p-n'} & w_{p-n'-1} & \cdots & w_{p} \\
\overline{r} & \overline{r} & \cdots & \overline{r} & \overline{s} & \cdots & \overline{s}
\end{array}
\]

All operands have corresponding address maps. **Virtual processor** address bits (labeled \( rp \)) define local storage addresses, whereas the **real processor** address bits (labeled \( rs \)) define different physical processors. The superscripts "\( p \)" and "\( c \)" denote "row" and "column", respectively. The exchange operation defined by the exclusive-or operation on the virtual processor address bits reorders data in the local storage of all processors, but there is no exchange between real processors. An exclusive-or operation on bits in the real processor field implies an exchange of all data between pairs of processors. The local address map is preserved.
Lemma 3 The alignment on the bits in the virtual processor address field, and the steps of the multiplication phase corresponding to bits in this address field define a complete matrix multiplication on blocks of size $2^{p-n} \times 2^{p-n}$.

Lemma 3 follows from the recursive nature of the binary-reflected Gray code. This block matrix multiplication can be replaced by any suitable matrix multiplication algorithm in each node, without affecting the part of the algorithm requiring interprocessor communication. For instance, a block, matrix-vector, or SAXPY [13] based algorithm may be used depending on the architecture of each node.

Theorem 1 The multiplication of two square matrices of size $P \times P$ on an $n$-cube, $2p \geq n$, can be performed by applying the DNS algorithm [3] to the real processor address field, and by employing any suitable matrix multiplication algorithm for the local blocks of size $2^{p-n} \times 2^{p-n}$, assuming consecutive assignment of matrix elements to real processors.

The time complexity of the algorithm is,

1. Communication:
   - Alignment: $n'' \frac{p^2}{N}$.
   - Multiplication: $(\sqrt{\frac{n}{N}} - 1) \frac{p^2}{N}$.

2. Arithmetic: $\frac{2p^3}{N}$.

The alignments of the matrices $A$ and $B$ are assumed to take place concurrently in the above estimates. The arithmetic time is reduced in proportion to the number of processors, but the largest communication term only in proportion to the square root of the number of processors. The data motion for the matrix $A$ only uses one cube dimension per processor, and so does the data motion for $B$. A total of two cube dimensions are used for each processor, in each step of the multiplication algorithm. The communications capability of Boolean cubes of many dimensions is poorly utilized.

3.3 A block algorithm using all cube dimensions

By partitioning the matrix $A$ into $1 \times n'$ blocks and the matrix $B$ into $n' \times 1$ blocks the matrix multiplication is transformed into $n'$ rank $\frac{p}{n}$ updates. The idea in the algorithm below is to perform the communication for the different high rank updates concurrently. That is $n'$ communication channels per processor are used for both $A$ and $B$. The full communications bandwidth is used. We refer to the $P^2 \times \frac{p}{n}$ blocks of $A$ and the $\frac{p}{n} \times P$ blocks of $B$ as big blocks in order to distinguish this blocking from the big blocks assigned to individual processors, the small blocks. The naive block algorithm modified as described below is used for the multiplication of each pair of big blocks.

3.3.1 Data allocation

Each big block is allocated to the processors with consecutive assignment [6] (as in the preceding section). The address map for $A$ is

$$
\begin{align*}
\begin{bmatrix}
\begin{smallmatrix}
w^{r}_{p-1} & w^{r}_{p-2} & \cdots & w^{r}_{p-n'} & w^{r}_{p-n'-1} & \cdots & w^{r}_{p-1}\n
\end{smallmatrix}
\end{bmatrix} \\
\begin{smallmatrix}
\begin{bmatrix}
\begin{smallmatrix}
\end{smallmatrix}
\end{smallmatrix}
\end{align*}
$$

and for $B$ it is

$$
\begin{align*}
\begin{bmatrix}
\begin{smallmatrix}
w^{c}_{p-1} & w^{c}_{p-2} & \cdots & w^{c}_{p-n'} & w^{c}_{p-n'-1} & \cdots & w^{c}_{p-1}\n
\end{smallmatrix}
\end{bmatrix} \\
\begin{smallmatrix}
\begin{bmatrix}
\begin{smallmatrix}
\end{smallmatrix}
\end{smallmatrix}
\end{align*}
$$

assuming that $n'$ is a power of two and $\mu = \log n'$. This assumption is only made for notational convenience in the address map. The small blocks are defined by the fields labeled $v_{0}$. The small block size for $A$ is $\frac{p}{\sqrt{N}} \times \frac{p}{\sqrt{N}}$ and for $B$ it is $\frac{p}{\sqrt{N}} \times \frac{p}{\sqrt{N}}$. Big blocks are identified by the field labeled $r_{1}$. The concatenated $r$ and $v_{0}$ fields define the big blocks. Each such block is distributed uniformly over all $\sqrt{N} \times \sqrt{N}$ processors.

By Lemma 3 the alignment and subsequent exchange and multiplication operations related to the $r_{0}0$ field of $A$ and $v_{0}0$ field of $B$ define a block matrix multiplication local to every processor. Note that the lengths of the two fields $r_{0}$ and $v_{0}$ are the same. The exchange on the $r_{1}$ field is a local memory move. This exchange implies that in the next several steps a new pair of big blocks will be multiplied.

3.3.2 Alignment

The dimension of the least significant bit is zero. The number of 1-bits in the binary representation of $i$ is $|i|$. $|S|$ denotes the cardinality of a set $S$. Let $D(i)$ be the ordered set of dimensions (in an increasing order) for which the corresponding bits of the binary representation of $i$ are one. For example, $D(10110) = \{1, 2, 4\}$. Clearly, $|D(i)| = |i|$.

The alignment is performed on the processor address fields alone, i.e., after the alignment processor $(k, \ell)$ has column indices

$$
\begin{align*}
\begin{bmatrix}
\begin{smallmatrix}
*(\ell) & *(\ell) & \cdots & *(\ell)\n
\end{smallmatrix}
\end{bmatrix} \\
\begin{smallmatrix}
\begin{bmatrix}
\begin{smallmatrix}

\end{smallmatrix}
\end{bmatrix}
\end{align*}
$$

of the matrix $A$, and row indices

$$
\begin{align*}
\begin{bmatrix}
\begin{smallmatrix}
*(k) & *(k) & \cdots & *(k)\n
\end{smallmatrix}
\end{bmatrix} \\
\begin{smallmatrix}
\begin{bmatrix}
\begin{smallmatrix}

\end{smallmatrix}
\end{bmatrix}
\end{align*}
$$

3
of the matrix $B$, where $\ldots$ denotes all numbers that can be represented by that bit-field. The matrices are properly aligned. For a processor in row $k$ and column $\ell$, the alignment of $A$ involves the set of cube dimensions $D(k|0^n')$ (the higher-order $n'$ cube dimensions are used for the encoding of rows) and the alignment of $B$ involves the set of cube dimensions $D(\ell)$. Clearly, $D(k|0^n') \cap D(\ell) = \emptyset$. Note that the set of dimensions involved in the alignment operation does not depend on the id of big block.

The number of processor dimensions involved in the alignment of $A$ is $|D(k|0^n')| = |k|$ for processor row $k$. The number of dimensions involved in the alignment of $B$ is $|\ell|$ for processor column $\ell$. The data volume that needs to be communicated per processor is $\frac{B}{N}$ for $A$ and $B$. The naive block algorithm does not fully use the communication bandwidth of the Boolean cube.

We constrain the alignment of a row to be confined to its row subcube, and the alignment of a column to be confined to its column subcube. By Lemma 1 and Lemma 2 the minimum number of element transfers in sequence under this constraint is $\frac{B}{N}$ for $A$ and $B$.

The alignment of each operand is sped up by a factor of $n'$ by concurrent communication within subcubes, compared to the algorithm in the preceding section.

Lemma 4 A lower bound for the alignment of $A$ and $B$ on a Boolean $n$-cube is $\frac{B^2}{N}$.

Proof: Consider the $\frac{N}{n^2}$ processors in rows $\{1, \ldots, n-1\}$ and columns $\{1, \ldots, n-1\}$, i.e., the processors to which the lower right quarter submatrix of each operand is allocated. These $\frac{N}{n^2}$ processors form a $(n-2)$-dimensional subcube. Each processor in the subcube needs to exchange $\frac{B}{N}$ elements with the subcube storing the lower left quarter submatrix of $A$, and $\frac{B}{N}$ elements with the subcube storing the upper right quarter submatrix of $B$. The total number of elements that must be sent out of the subcube is $\frac{B^2}{N}$. The total number of links that connect to processors outside the subcube is $2 \frac{N}{n^2}$.

3.3.3 Multiplication

Lemma 5 [11] A lower bound for the data transfer time of the matrices $A$ and $B$ during multiplication is $\frac{B^2}{nN}(\sqrt{N} - 1)$.

Proof: Every processor needs to receive $\frac{B^2}{n^2}$ elements of $A$ from each of $(\sqrt{N} - 1)$ processors. The lower bound for this all-to-all broadcasting within row subcubes is $\frac{B^2}{nN}(\sqrt{N} - 1)$ [11]. But, since all row subcubes perform the same communication and are fully utilized for this lower bound the subcube lower bound is also the total lower bound by Lemma 2. The bound for $B$ is derived similarly, and since the set of dimensions used for the broadcasting of $A$ and $B$ are disjoint the lemma follows.

For the multiplication phase the binary-reflected Gray code exchange sequence accomplishes an all-to-all broadcasting [11] within columns for $B$, and within rows for $A$. Any sequence with this property applied to both $A$ and $B$ in the same order is acceptable. The exchange sequence $S(n', s)$, $1 \leq s \leq n' - 1$, is as appropriate as $S(n', 0)$. It follows that $n'$ pairs of blocks can be exchanged concurrently. The total data transfer time for the multiplication phase is $\frac{B^2}{nN}(\sqrt{N} - 1)$ for the matrix $A$ and $B$.

For the rank $\frac{P}{n}$ algorithm big block column $m$ of $A$ multiplies block row $m$ of $B$. All small blocks of big block $m$ of $A$ and $B$ are subject to the exchange sequence $S(n', m)$. Let $A(k, \ell, m)$ be the small block assigned to processor $(k, \ell)$ of big block $m$ of matrix $A$. The multiplication phase for big block column $m$ of $A$ and block row $m$ of $B$ involves the data motion defined by

$$A(k, \ell, m) \rightarrow A(k, \ell \oplus 2^{s(t', n', m)}, m),$$

$$\forall m \in Z_{n'}, \forall k, \ell \in Z_{\sqrt{N}}$$

concurrently,

$$B(k, \ell, m) \rightarrow B(k \oplus 2^{s(t', n', m)}, \ell, m),$$

$$\forall m \in Z_{n'}, \forall k, \ell \in Z_{\sqrt{N}}$$

concurrently.

The index for time, $t$, ranges from 1 to $\sqrt{N} - 1$. Note that the communication for exchanges of $A$ and $B$ can be performed concurrently. Moreover, since $\alpha(t, n', m_1) \neq \alpha(t, n', m_2), m_1 \neq m_2$ for all $t$, the communication can be performed concurrently also for all $m \in Z_{n'}$. In any communication step all cube dimensions are used.

Theorem 2 The data transfer time for the described algorithm with concurrent communication on all ports of a Boolean $n$-cube is $\frac{B^2}{nN} + \frac{B^2}{n^2}(\sqrt{N} - 1)$, which is optimal within a small constant factor with the operands distributed uniformly over the processors configured as a product of two $n'$-cubes.

4 Concluding Remarks

We have presented an algorithm for multiplying two $P \times P$ matrices on a Boolean $n$-cube where $n$ is even and $P \geq n\sqrt{n}/2$. The algorithm has a parallel arithmetic complexity $2P^3/n$, a communication complexity $< \frac{B^2}{nN} + \frac{B^2}{n^2}$ and the minimal storage requirement $O(P^2/n)$. The previous DNS algorithm, while having the same arithmetic complexity and minimal storage requirement, has communication complexity a factor of $n/2$ higher than our algorithm. Our algorithm has
been implemented on the Connection Machine model CM-2. For the performance on the 8K CM-2, we measured about 1.6 Gflops, which would scale up to about 13 Gflops for a 64K full machine.

Note that if the storage is sufficiently large to allow all-to-all broadcasting within rows and columns to be performed by spanning tree algorithms then n steps suffice, and the communications bandwidth can be fully utilized [11]. But, the storage requirement per processor is proportional to \( \frac{n^2}{N} \), i.e., a factor of \( \sqrt{N} \) higher than for the algorithm presented here, and is unlikely to be useful in practice.

It should be noted that the algorithm here can be generalized to non-square matrices distributed over an \( \sqrt{N} \) processor cube configured into \( N_1 \times N_2 \). The choice of \( N_1, N_2 \) depends on the aspect ratios of the two input matrices. See [10] for a detailed discussion.

It is also possible to generalize Cannon’s algorithm such that the full communication bandwidth of the cube is used. The generalization can be made since there exists \( n \) edge-disjoint Hamiltonian cycles in a \( 2n \)-cube, [4], [1], [16]. The matrices are assigned to the processors by a two-level partitioning, as in the algorithm described here. The storage per processor is the same as for our algorithm. However, the local control at each processor is more complicated, because the known method for constructing the \( n \) edge-disjoint Hamiltonian cycles is quite complex (double recursion), and the path encoding is complicated.

References


