Direct-Liquid-Evaporation Chemical Vapor Deposition of Nanocrystalline Cobalt Metal for Nanoscale Copper Interconnect Encapsulation

The Harvard community has made this article openly available. Please share how this access benefits you. Your story matters

Citation

Published Version
10.1021/acsami.7b01327

Citable link
http://nrs.harvard.edu/urn-3:HUL.InstRepos:34557644

Terms of Use
This article was downloaded from Harvard University’s DASH repository, and is made available under the terms and conditions applicable to Open Access Policy Articles, as set forth at http://nrs.harvard.edu/urn-3:HUL.InstRepos:dash.current.terms-of-use#OAP
Direct-liquid-evaporation Chemical Vapor Deposition of Nanocrystalline Cobalt Metal for Nanoscale Copper Interconnect Encapsulation

Jun Feng†, Xian Gong‡, Xiabing Lou†, and Roy G. Gordon*†‡;

† Department of Chemistry and Chemical Biology, Harvard University, Cambridge, MA 02138, USA

‡ John A. Paulson School of Engineering and Applied Sciences, Harvard University, Cambridge, MA 02138, USA

KEYWORDS: cobalt, copper encapsulation, metal interconnect, DLE-CVD, nanocrystalline

ABSTRACT: In advanced microelectronics, precise design of liner and capping layers becomes critical, especially when it comes to the fabrication of Cu interconnects with dimensions lower than its mean free path. Herein, we demonstrate that direct-liquid-evaporation chemical vapor deposition (DLE-CVD) of Co is a promising method to make liner and capping layers for nanoscale Cu interconnects. DLE-CVD makes pure, smooth, nanocrystalline and highly conformal Co films with highly controllable growth characteristics. This process allows full Co
encapsulation of nanoscale Cu interconnects, thus stabilizing Cu against diffusion and electromigration. Electrical measurements and high-resolution elemental imaging studies show that the DLE-CVD Co encapsulation layer can improve the reliability and thermal stability of Cu interconnects. Also, with the high conductivity of Co, the DLE-CVD Co encapsulation layer can potentially further decrease the power consumption of nanoscale Cu interconnects, paving the way for Cu interconnects with higher efficiency in future high-end microelectronics.

1. Introduction

Continued progress in the downsizing of microelectronic devices has brought great challenges in many fields, especially interfacial engineering and interconnect fabrication at nanometer scales. As a critical part of transmitting signals among microelectronic units, metal interconnect architectures have been calling for exponentially increased integration density and complexity in the past decades. One of the greatest obstacles limiting the industry from further scaling down copper (Cu) interconnects, which is the most widely used interconnect material, is the electromigration (EM) and diffusion of Cu. Various barrier, liner and capping layers for Cu interconnects have been reported in the effort to stabilize Cu atoms by suppressing their diffusion and migration, including SiNx, SiCN and transition metal nitrides. However, when it comes to a 22 nm technology node and below, dimensions of interconnects are already less than the mean free path (MFP) of Cu (~40 nm), while Cu metal conductivity decreases exponentially as it shrinks in size below MFP due to surface and grain boundary scattering. As a result, by adding several nanometers of a low conductivity tantalum nitride barrier layer (~10^6 S/m) onto Cu (5.96 × 10^7 S/m), the effective width of a Cu wire would be decreased by 10 – 20 %, thus
drastically decreasing the overall conductivity of the nanoscale interconnects.\textsuperscript{13-14} Therefore, a high-conductivity metallic material with Cu stabilization functionalities is needed for further-down-sized microelectronic interconnects.

Cobalt (Co) and Co alloys are known as effective capping layers that are capable of suppressing surface electromigration of Cu at macroscopic scales.\textsuperscript{15-16} Furthermore, since Co has a high bulk metallic conductivity of $1.60 \times 10^7$ S/m and an estimated MFP of only $\sim16$ nm at room temperature, it is emerging as a promising candidate for advanced Cu liner/capping layers.\textsuperscript{17-18} Traditionally, Co metal was deposited by PVD methods that do not have the capability of coating inside high-aspect-ratio structures.\textsuperscript{19} Thus, metal-organic chemical vapor deposition (MOCVD) with cobalt carbonyl precursors [e.g., Co$_2$(CO)$_8$] was introduced for better conformity.\textsuperscript{20} However, cobalt carbonyl precursors have poor thermal stability and narrow useful deposition temperature windows, and usually lead to a rough film with surface roughness rms higher than 2.2 nm.\textsuperscript{21} Recently, our group reported novel direct-liquid-evaporation chemical vapor deposition (DLE-CVD) methods for metal and metal nitride thin films, which provided the feasibility to create higher-quality Co films over a wide range of deposition temperatures and low chance of pre-deposition decomposition of precursors.\textsuperscript{22-23}

When a precursor is vaporized from a conventional bubbler, the actual rate of vapor delivery is subject to many variables, including drifts in the bubbler temperature, the amount of precursor remaining in the bubbler, and thermal decomposition during long times at high temperatures. In contrast, precursors in DLE-CVD systems are stored at room temperature, so that thermally-induced decomposition is negligible. The precursor is heated only very briefly after it flows into a heated evaporation region, so that its decomposition is negligible during its short heating time. The precursor delivery rate is stably controlled and measured by a liquid flow-controller
Immediately before it flows into the evaporation region. In making nanoscale metal interconnects, it is critical to have precise control over all deposition processes in order to guarantee reliability and reproducibility. For liners and capping layers of copper interconnects, it is particularly important to design deposition conditions that create continuous and pinhole-free films with nano-sized crystallinity for blocking the diffusion of copper.

In this report, we demonstrate with nanoscale elemental imaging and electrical measurements that precisely controlled DLE-CVD of Co metal films is a promising liner and capping layer for nanoscale Cu interconnects. Narrow Cu wires encapsulated all-around by DLE-CVD Co were fabricated as illustrated in Figure 1. In-depth study of temperature-dependent deposition characteristics and atom probe tomography (APT) analysis are conducted to understand better the kinetics of DLE-CVD Co growth and its atomic-scale morphology. APT imaging studies showed that our DLE-CVD Co forms a smooth nanocrystalline film with a grain size of ~10 nm and surface roughness rms of ~0.9 nm. Electrical measurements on microcapacitors show that Cu is effectively blocked from diffusing into the SiO₂ dielectric layer by our DLE-CVD Co. This work provides direct evidence that encapsulating nanoscale Cu interconnects with nanocrystalline DLE-CVD Co can substantially improve its stability and suppress diffusion of Cu atoms, paving the way for improved Cu interconnects in advanced microelectronics.

2. Experimental Section

Co DLE-CVD details: The precursor used in this work is a cobalt amidinate, bis(N,N’-diisopropylacetamidinato) cobalt(II) (Figure S1), which has been reported previously. Tetradecane (Millipore Sigma Chemical Co.) was distilled from sodium to remove moisture before use. All chemical operations were conducted in a glove box with a nitrogen atmosphere.
Cobalt precursor solution was prepared by dissolving 5 g of Co precursor in 50 ml of tetradecane. The CVD of Co is conducted with a home-made direct-liquid-evaporation (DLE) system (Figure S2). During the deposition process, a precisely controlled precursor solution flow (12 wt% in tetradecane) is injected into and vaporized in a heated vaporization loop, in which a constant 100 cubic centimeters per minute (sccm) of N₂ is flowing as a carrier gas. Then the precursor vapor is mixed with 100 sccm purified ammonia (NH₃) and 100 sccm hydrogen (H₂) as co-reactant gases, and delivered into a preheated deposition chamber (16 inch long and 1.25 inch diameter) with an 11 inch × 1.25 inch semi-cylindrical sample holder inside. The total pressure in the reactor chamber is also regulated and maintained at 10 Torr, in which the partial pressures of NH₃, H₂ and N₂ all equal 3.23 Torr. The Co precursor partial pressure varied from 0.02 Torr to 0.08 Torr in this work. Based on the calculation of reaction zone volume and flow rates, it takes roughly 13 s for a precursor molecule to be delivered across the reaction zone on statistical average.

APT sample preparation and analysis parameters: The Cameca LEAP 4000X HR system was used for APT analysis. 25 nm of Co films by different deposition conditions were deposited onto pre-sharpened silicon microtips (PSMs). The final needle-shaped specimens have a tip radius between 50 nm and 70 nm, and with shank angles around 10°. The analyses were carried out at 40 K under a vacuum pressure lower than 5 × 10⁻¹¹ Torr. A 532 nm laser with 50 pJ pulse energy was used to assist ion evaporation at a pulse frequency of 100 kHz. Data reconstruction was performed with IVAS software (Cameca, Gennevilliers, France), extracting three-dimensional quantitative compositional and structural information.²⁷

Fabrication of trench test structure: A flat silicon chip was first coated with 2 µm of positive photoresist as a soft mask, and patterned with 500 µm wide 0.5 cm long exposed lines by photolithography. A 500 µm wide, 2 µm deep shallow trench was created by a Bosch-type deep
silicon reactive ion etching (DRIE) process with SF<sub>6</sub> and C<sub>4</sub>F<sub>6</sub> gases, and thoroughly cleaned afterwards. Finally, the chip was physically capped with another flat silicon chip to cover part of the 0.5 cm length, leaving one end exposed as the opening of the parallel deep trench.

*Micro-capacitor fabrications and measurements:* In order to evaluate the copper barrier performance of DLE-CVD Co, a p-type silicon chip with 50 nm thermal oxide layers was coated with 10 nm DLE-CVD Co at 200 °C followed by 50 nm PVD Cu, then annealed at 600 °C for 1 h under 1 Torr of flowing N<sub>2</sub>. After annealing, the Cu and Co films were removed by wet etching in order to fabricate micro-capacitors. 50 µm x 50 µm square-shaped Au electrodes were then fabricated by standard photolithography, metallization and lift-off process. For comparison, non-annealed samples were also fabricated into micro-capacitors. The micro-capacitors were measured by a probe station with a Keysight E4980A precision LCR meter. Capacitance versus voltage (C-V) characteristics were measured at 2 MHz with a sweep rate of 0.2 V/s. All measurements started at positive 5 V and scanned from positive bias toward negative bias.

*Other characterization details:* The cross-sectional morphology of the films was visualized with a Zeiss Ultra Plus field-emission scanning electron microscope (FE-SEM), from which the thickness of each film was measured. A Zeiss Ultra55 with EDAX detector was used to acquire EDAX mapping images. The depth-profile elemental analysis was carried out by Thermo Scientific K-Alfa X-ray photoelectron spectroscopy (XPS). A JEOL 2100 transmission electron microscope was used to study microscopic crystallography for which the samples were prepared onto a TEM grid with an ultrathin silicon nitride membrane. X-ray diffraction patterns were acquired by a Bruker D2 Phaser. Surface morphology of the films was analyzed by atomic force microscopy (AFM) (Asylum Model MFP-3D AFM system). Step coverage evaluation of DLE-CVD Co was conducted on a planar trench structure as shown in Figure S3 and Figure S4. The
nanoscale Cu lines for Cu encapsulation were patterned by an Elionix F-125 ultra-high precision electron beam lithography system, and metallized by electron beam evaporation of Cu.

3. Results and Discussion

In order to understand the deposition process of DLE-CVD cobalt metal, we conducted a series of temperature-dependent studies. In all depositions, co-reactant gas flows are set to be 100 sccm NH\textsubscript{3} and 100 sccm H\textsubscript{2}, and the precursor solution concentration is fixed at 12 wt\%, which were evaluated to be the best conditions for high conformality and smoothness according to our previous report.\textsuperscript{23} Figure 2a plots the growth rates of DLE-CVD Co versus precursor solution flow rates at different temperatures. The results show that our deposition process is highly controllable by precisely setting precursor flow rates and temperatures. A lower temperature with a lower flow rate is suitable for nano-scale applications such as local interconnect and nanoscale capping layer, while a higher temperature with higher flow rate is favorable for larger-scale coatings such as intermediate and global interconnects in 3D microelectronics.\textsuperscript{7} By plotting the natural logarithm of growth rate versus the reciprocal of temperature (Figure 2b), we calculated the activation energies of Co deposition processes with different precursor flow rates based on the Arrhenius’ equation. The activation energy is estimated to be 63.1 ± 1.2 kJ/mol on silicon substrates, which is in accordance with a previous report on thermal oxide substrates.\textsuperscript{28-29}

To demonstrate the step coverage of our DLE-CVD Co films, we developed a parallel trench structure with an ultrahigh aspect ratio as a test platform. The fabrication of this trench structure is described in the experiments section, as well as schematically illustrated in Figure S3 in the supporting information. Co films were then deposited on the test structure by DLE-CVD at
various temperatures at a constant precursor flow rate of 5 g/h. Cross-section SEM images were acquired to measure film thickness at different depths (as shown in Figure S4 in the supporting information), showing that our 200 °C film has over 95 % step coverage at a 10:1 aspect ratio, and maintains 50 % step coverage even at a 70:1 aspect ratio. 230 °C and 260 °C films both have over 90 % step coverage at a 10:1 aspect ratio, and maintain 50 % step coverage at 60:1 and 35:1 aspect ratios, respectively.

In addition to high deposition rate and high conformality, low impurity level, e.g., low carbon level, is also required for intermediate and global level interconnects because carbon content can decrease the conductivity of metal interconnects, thus increasing the energy consumption of overall device. X-ray photoelectron spectra (XPS) of DLE-CVD Co samples deposited at different temperatures are provided in Figure 2d. All spectra are taken after 100 s of 100 eV Ar⁺ sputtering to remove surface contamination. Substantial amounts of carbon (>5 at%) are only observed in the samples deposited at above 290 °C. Samples deposited at temperatures up to 230 °C show less than about 1 at% of carbon contamination. To estimate the impact of carbon content on DLE-CVD Co, we measured the conductivity of Co films with different C contents, which is discussed in the supporting information Table S3. The results show that the resistivity substantially increased when the C content rose above 5–2 at%, indicating that the DLE-CVD Co films deposited at lower than 230 °C (< 1 at% carbon shown by XPS) will be more promising to achieve better performance as interconnect materials. To further characterize these high-purity films with lower than 1 at% contaminants, a more sensitive method (APT) is needed to detect and quantify the impurities.

APT is an advanced characterization technique with ultra-high atomic resolution from both compositional and morphological points of view. During an APT analysis process,
individual atoms are electrically evaporated one by one from the surface of a needle-shaped specimen, and analyzed by a 2D mass spectrometer to obtain their chemical and positional information at the same time.\textsuperscript{32-34} APT can detect lower concentrations of atoms than XPS, and is more suitable for the study of our high-purity Co films.

Since DLE-CVD Co samples deposited at 200 °C and 230 °C had trace amounts of impurities below the XPS detection limits, we conducted APT analysis on these two samples. As is shown in Figure 3 (a-b), we started the sample preparation by coating DLE-CVD Co films with precisely controlled thickness on silicon microtips pre-sharpened to less than a 10 nm tip radius and 10° shank angle. Highly smooth and conformal Co films are observed on the microtips, as is demonstrated in Figure 3b. Laser-assisted APT analysis is then performed on the coated microtips at 40 K. Figure 3c is the 3D atomic reconstruction of the 200 °C DLE-CVD Co film, in which the surface blue-colored dots are cobalt, green dots are oxygen and grey dots are silicon. No obvious clustering or accumulation of impurities is observed, and most oxygen atoms only exist on the silicon tip surface, which is due to the UV-Ozone cleaning before deposition in order to completely remove organic residues left from the lithography process. In Table 1, compositional data are collected from only the film part, excluding the atoms from the silicon tip and its surface. The sample deposited at 200 °C shows less than 0.8 at% of each contaminant (C, N and O), and the sample deposited at 230 °C contains less than 1.8 at% of these impurities. In APT reconstruction data, mild surface oxidations were observed, which we believe is due to air exposure after taking samples out of deposition chamber for characterizations. This issue can be readily solved by installing tandem deposition setups and finish multiple metallization processes without an air break. With DLE-CVD design, tandem depositions are highly feasible because
DLE-CVD can deliver multiple precursors solutions from different external precursor containers, and do depositions consecutively, which is another advantage of DLE process.

For Cu liner/capping layer applications, it is important to develop nanocrystalline Co films for smooth surface coverage of Cu wires. APT results demonstrate the ultra-high purity and uniformity of our 200 °C DLE-CVD Co film, but do not provide information about microscopic surface morphology and crystallography. To obtain these characteristics, we performed transmission electron microscopy (TEM) and atomic force microscopy (AFM) imaging on the 200 °C sample. TEM image shown in Figure 4a presents that the film is a nanocrystalline material with a grain size of around 10 nm. High-resolution imaging of lattice alignments at the grain boundary is included as the inset of Figure 4a. More high-resolution TEM images are also provided in the supporting information Figure S5. Tapping-mode AFM surface scan (Figure 4b) shows a rms surface roughness of ~0.9 nm, indicating that our DLE-CVD process produces highly smooth Co metal film.

X-ray diffraction (XRD) patterns of samples deposited at different temperatures (Figure 4c) reveal that with lower deposition temperatures, the DLE-CVD Co tend to form smaller-sized nanocrystals. Figure 4d presents the electron diffraction (ED) pattern of the 200 °C DLE-CVD Co sample, in which five major rings are observed. Based on the calculations in Table S1, ring 2 and ring 3 belong to hcp-Co (JCPDS 71-4239), ring 4 and ring 5 belong to fcc-Co (JCPDS 15-0806), and both phases contribute to the appearance of ring 1. Those results reveal that our DLE-CVD Co film is a mixed phase of fcc-Co and hcp Co, which is in accordance with our previous report. It is our hypothesis that the competing growth between hcp and fcc induced lattice frustration and suppressed the growth of larger crystals, producing nanocrystalline films, which are favorable for Cu liner/capping applications.
Based on the Co-Cu phase diagram, Co and Cu do not diffuse into each other at temperatures below 700 K, and only partially intermix at temperatures up to 1000 K from the thermodynamic point of view. With high conformality, uniformity and smoothness, our nanocrystalline Co films have appropriate properties to be used as an effective copper barrier and capping layer for Cu interconnects in microelectronics. In order to evaluate the copper barrier performance of our DLE-CVD Co, capacitance-voltage (C-V) characteristics of Cu/Co/SiO₂/Si and Cu/SiO₂/Si systems were studied both before and after annealing at 600 °C. Fabrication details of the micro-capacitors are described in the experimental section.

**Figure 5a** presents the C-V curve of the Cu/SiO₂/Si system, which shows a roughly 2 V shift toward the negative region after annealing. This phenomenon indicates that Cu ions diffused into the SiO₂ layer and formed positive charges. However, as shown in **Figure 5b**, the Cu/Co/SiO₂/Si system presented no observable shift of C-V curve, indicating that Cu is effectively prevented from diffusing into SiO₂ by DLE-CVD Co at up to 600 °C. Since Co has much higher conductivity (1.60 × 10⁷ S/m) than most metal nitrides, e.g., TaN (0.76 × 10⁶ S/m), the application of a Co liner may decrease the thickness of the barrier required for blocking Cu diffusion, while maintaining a low overall conductivity as close to pure Cu (5.96 × 10⁷ S/m) as possible. In this sense, the application of Co can potentially decrease energy consumption during electron transport in Cu interconnects. Moreover, the strong adhesion at the Co/Cu interface can also substantially suppress surface electromigrations in Cu interconnects, thus increasing the lifetime of microelectronics devices.

Taking advantage of the Cu barrier performance, smooth nanocrystallinity and Cu surface adhesion of DLE-CVD Co, here we demonstrate that a nanocrystalline DLE-CVD Co film is an effective liner/capping material to three-dimensionally encapsulate Cu interconnects, thus
enhancing their thermal stability and also suppressing potential electromigration. As a testing platform, nanoscale Cu wires were encapsulated all-around by DLE-CVD Co on thermal oxide substrates. In detail, a 10 nm thick Co film is first deposited onto a thermal oxide substrate, then 500 nm wide Cu lines with a thickness of 60 nm were deposited onto the Co surface by standard e-beam lithography, metallization and lift-off processes. Afterwards, a final Co encapsulation layer was deposited onto the Cu surface by DLE-CVD. Meanwhile, as a control sample, bare Cu wires with no Co encapsulation layer were also deposited onto a thermal oxide substrate by the same method.

Figure 6 (a-b) shows cross-section EDAX elemental mapping and SEM image of a Co-encapsulated Cu wire, demonstrating that the Co film is uniformly coated all around the Cu wire. After annealing at 600 °C for 2 hours, the EDAX elemental mapping images in Figure 6 (c-d) show that the Cu distribution is mostly maintained for the Cu wire sample encapsulated by DLE-CVD Co. However, as a control experiment, Figure 6 (e-f) indicate that a substantial amount of Cu diffused into SiO₂ when Co encapsulation is not applied around a Cu wire, since many more EDAX Cu counts were detected within the SiO₂ layer after annealing. This demonstration provides direct evidence that DLE-CVD Co nanocrystalline films are suitable as liner/capping layers that can substantially increase the reliability and lifetime of nanoscale Cu interconnects.

4. Conclusions

In this work, we demonstrated that DLE-CVD Co with highly controllable growth characteristics is a promising liner/capping layer for nanoscale Cu interconnects. Microscopic and crystallographic studies show that our DLE-CVD Co is composed of highly smooth nanocrystallines with a grain size of ~10 nm and surface roughness rms of ~0.9 nm. Less than
0.8 at% of impurities was observed in APT analysis results for films deposited at 200 °C. Based on nanoscale analysis of samples with and without Co encapsulation, it is proved that the diffusion of Cu is effectively blocked by DLE-CVD Co. Finally, with a nanoscale Cu line encapsulated all-around by Co as a proof-of-concept model, we demonstrate that our DLE-CVD Co encapsulation layer is able to substantially improve the thermal stability of nanoscale Cu interconnects. Also, taking advantage of the high conductivity and lower carrier MFP of Co, DLE-CVD Co encapsulation layers can potentially further decrease the power consumption of Cu interconnects with dimensions smaller than the MFP of Cu. This approach could allow the fabrication of Cu interconnects with higher efficiency in future microelectronic devices.

**Table 1. Compositional data acquired from atom probe tomography**

<table>
<thead>
<tr>
<th>at%</th>
<th>Co</th>
<th>C</th>
<th>N</th>
<th>O</th>
</tr>
</thead>
<tbody>
<tr>
<td>200 °C</td>
<td>98.00 ± 0.20</td>
<td>0.76 ± 0.38</td>
<td>0.53 ± 0.28</td>
<td>0.71 ± 0.25</td>
</tr>
<tr>
<td>230 °C</td>
<td>96.80 ± 0.30</td>
<td>1.80 ± 0.35</td>
<td>0.33 ± 0.18</td>
<td>1.07 ± 0.30</td>
</tr>
</tbody>
</table>
Figure 1. Schematic illustration of preventing the diffusion and deterioration of nanoscale Cu interconnects by DLE-CVD Co encapsulation. (a) Bare Cu interconnect; (b) Cu interconnect with DLE-CVD Co encapsulation.
Figure 2. (a) Precursor flow-dependent growth rate plot at different deposition temperatures; Total pressure is 10 Torr in all experiments; (b) Arrhenius plots and linear fits at different precursor flow rates; (c) Step coverage along a horizontal trench test structure (Measurement method is illustrated in Figure S4 in the supporting information); (d) XPS survey scans of DLE-CVD Co samples deposited at different temperatures; the boxed region is the C1s peak, which is magnified in the graph on the right side.
Table 1. Compositional data acquired from atom probe tomography.

<table>
<thead>
<tr>
<th>at%</th>
<th>Co</th>
<th>C</th>
<th>N</th>
<th>O</th>
</tr>
</thead>
<tbody>
<tr>
<td>200 °C</td>
<td>98.00 ± 0.20</td>
<td>0.76 ± 0.38</td>
<td>0.53 ± 0.28</td>
<td>0.71 ± 0.25</td>
</tr>
<tr>
<td>230 °C</td>
<td>96.80 ± 0.30</td>
<td>1.80 ± 0.35</td>
<td>0.33 ± 0.18</td>
<td>1.07 ± 0.30</td>
</tr>
</tbody>
</table>

Figure 3. (a) SEM image of PSM before Co deposition; Viewing angle is 30 ° from the cone axis; (b) SEM image of PSM after Co deposition; Viewing angle is 30 ° from the cone axis; (c) 3D atomic reconstruction of the 200 °C DLE-CVD specimen, in which blue dots are Co (0.5 % of all Co atoms displayed), grey dots are Si (50 % displayed), green dots are O (100 % displayed), orange dots are C (100 % displayed), and red dots are N (100 % displayed).
Figure 4. (a) TEM image showing the grain distribution of DLE-CVD Co deposited at 200 °C; (b) Tapping-mode AFM image of DLE-CVD Co deposited at 200 °C; (c) XRD pattern of DLE-CVD Co deposited at different temperatures, showing peak broadening at lower temperatures due to the formation of nanocrystallines; (d) ED pattern of DLE-CVD Co deposited at 200 °C, in which the 4 marked dots belong to Si (220) reference.
Figure 5. C-V measurements on microcapacitor structures for the evaluation of Cu blocking capability. (a) Cu/SiO$_2$/Si system, showing ~2 V shift to the negative side; (b) Cu/Co/SiO$_2$/Si system, showing no observable shift of C-V curve. All measurements started at positive 5 V and scanned from positive bias toward negative bias.
Figure 6. Demonstration of the application of DLE-CVD Co as an all-around encapsulation layer for Cu interconnects at nanoscales. (a) Cross-section EDAX elemental mapping of a Co-encapsulated Cu wire; (b) Cross-section SEM image of a Co-encapsulated Cu wire; (c-d) Cross-section Cu Kα1 2D mapping of the Cu wires with Co encapsulation before and after annealing at 600 °C for 2 hours, showing no obvious diffusion of Cu; (e-f) Cross-section Cu Kα1 2D mapping of the Cu wires without any capping layer before and after annealing at 600 °C for 2 hours, showing substantial amount of Cu diffusion into SiO₂.
Supporting Information.

The supporting information is available free of charge on the ACS Publication website, including description of DLE-CVD system and Co precursor, fabrication process of test structures, step coverage evaluation method in a horizontal trench test structure, illustration of electrical test structures, as well as additional TEM and ED results.

Corresponding Author

* gordon@chemistry.harvard.edu

Author Contributions

The manuscript was written through contributions of all authors. All authors have given approval to the final version of the manuscript.

ACKNOWLEDGMENT

The work was supported in part by the Center for the Next Generation of Materials by Design, an Energy Frontier Research Center funded by the U.S. Department of Energy, Office of Science and in part by the U.S. Air Force Office of Scientific Research under a subcontract from the Charles Stark Draper Laboratory. Some of the work was performed at Harvard University’s Center for Nanoscale Systems (CNS), a member of the National Nanotechnology Infrastructure Network (NNIN), and at Harvard University’s X-ray laboratory. We thank Dr. Andrew Magyar for help with APT sample preparation, measurements, data analysis and discussions.
REFERENCES


Table of Contents
Supporting Information

Direct-liquid-evaporation Chemical Vapor Deposition of Nanocrystalline Cobalt Metal for Nanoscale Copper Interconnect Encapsulation

Jun Feng†, Xian Gong‡, Xiabing Lou†, and Roy G. Gordon*,†,‡

† Department of Chemistry and Chemical Biology, Harvard University, Cambridge, MA 02138, USA
‡ John A. Paulson School of Engineering and Applied Sciences, Harvard University, Cambridge, MA 02138, USA
* gordon@chemistry.harvard.edu

Table of contents

Figure S1. Co precursor for DLE-CVD Co Deposition
Figure S2. DLE-CVD Co System Diagram
Figure S3. Schematic flow chart of the fabrication process of horizontal trench test structures
Figure S4. Schematic illustration of the assessment of step coverage on trench test structure
Figure S5. Additional high-resolution TEM images
Figure S6. Electron diffraction (ED) patterns
Table S1-S3. ED data analysis for phase identification
Table S4. Resistivity of DLE-CVD Co with different carbon contents
**Figure S1.** Co precursor for DLE-CVD Co Deposition.

**Name:** bis(N,N'-diisopropylacetamidinato)cobalt(II)  
**Melting Point:** 84°C (solid at room temp.)  
**Bubbler Temperature:** room temperature  
**Precursor Solution Vaporization Temperature:** 150~180°C  
**Vapor Pressure:** 30 mTorr at 40°C

**Figure S2.** DLE-CVD Co System Diagram.
Figure S3. Schematic flow chart (cross-section view) of the fabrication process of horizontal trench test structures on which step coverage evaluation of DLE-CVD Co is conducted. In brief, an atomically flat silicon chip was first coated with 2 µm of positive photoresist as a soft mask, and patterned with 500 µm wide 0.5 cm long exposed lines by photolithography. A 500 µm wide, 2 µm deep shallow trench was created by a Bosch-type deep silicon reactive ion etching (DRIE) process with SF₆ and C₄F₆ gases, and thoroughly cleaned afterwards. Finally, the chip was physically capped with another atomically flat silicon chip to cover part of the 0.5 cm length, leaving one end exposed as the opening of the parallel deep trench.

Figure S4. Schematic illustration of the assessment of step coverage on the horizontal trench test structure described in Figure S3. The test structure was coated with DLE-CVD Co, then cleave along the direction of the horizontal trench. Then cross-section SEM imaging at different depth with different aspect ratios were conducted and measured thickness of Co layer. The DLE-CVD Co sample shown in the images was deposited at 200 °C.
Figure S5. High-resolution TEM images of DLE-CVD Co deposited in 200 °C. Top two images show crystal domains without and with dashed lines as indicators of domain boundaries; Bottom three images are additional high resolution TEM images in nearby areas.

Figure S6. Electron Diffraction patterns for DLE-CVD Co samples deposited at different temperatures.
Table S1. Theoretical and experimental ED results for a DLE-CVD Co film deposited on a TEM grid formed by a SiNx membrane (50 nm thick) suspended across a hole in a silicon substrate. The film was deposited using a mixture of 100 sccm NH₃ and 100 sccm H₂ gases as co-reactants. The deposition temperature is set to be 200 °C. The rings can be assigned to the cubic Co phase and hexagonal Co phase, and the discrete spots came from the Si substrate, which was used for internal calibration.

<table>
<thead>
<tr>
<th>No.</th>
<th>hkl</th>
<th>d(A)</th>
<th>hkl</th>
<th>d(A)</th>
<th>Ring no.</th>
<th>Calculated d (A)</th>
<th>error</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>111</td>
<td>2.05</td>
<td>002</td>
<td>2.03</td>
<td>1</td>
<td>2.0679</td>
<td>0.87%</td>
</tr>
<tr>
<td>2</td>
<td>101</td>
<td>1.92</td>
<td></td>
<td></td>
<td>2</td>
<td>1.9071</td>
<td>-0.67%</td>
</tr>
<tr>
<td>3</td>
<td>102</td>
<td>1.48</td>
<td></td>
<td></td>
<td>3</td>
<td>1.5307</td>
<td>3.43%</td>
</tr>
<tr>
<td>4</td>
<td>220</td>
<td>1.25</td>
<td></td>
<td></td>
<td>4</td>
<td>1.2636</td>
<td>1.09%</td>
</tr>
<tr>
<td>5</td>
<td>311</td>
<td>1.07</td>
<td></td>
<td></td>
<td>5</td>
<td>1.0998</td>
<td>2.79%</td>
</tr>
</tbody>
</table>

For Table S1, the indices of planes (hkl) and interplanar spacings (d) represent the reference crystal structures of fcc β-Co (JCPDS Card No.15-0806), hcp α-Co (JCPDS Card No. 71-4239).

Table S2. Theoretical and experimental ED Results for a DLE-CVD Co film made using a mixture of 100 sccm NH₃ and 100 sccm H₂ as coreactants deposited at 230 °C. The rings belong to the cubic Co phase and the discrete spots came from the Si substrate, which was used for internal calibration.

<table>
<thead>
<tr>
<th>No.</th>
<th>hkl</th>
<th>d(A)</th>
<th>Ring no.</th>
<th>Calculated d (A)</th>
<th>error</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>111</td>
<td>2.05</td>
<td>1</td>
<td>2.0523</td>
<td>0.11%</td>
</tr>
<tr>
<td>2</td>
<td>200</td>
<td>1.77</td>
<td>2</td>
<td>1.7884</td>
<td>1.04%</td>
</tr>
<tr>
<td>3</td>
<td>220</td>
<td>1.25</td>
<td>3</td>
<td>1.255</td>
<td>0.40%</td>
</tr>
<tr>
<td>4</td>
<td>311</td>
<td>1.07</td>
<td>4</td>
<td>1.0676</td>
<td>-0.22%</td>
</tr>
</tbody>
</table>

For Table S2, the indices of planes (hkl) and interplanar spacings (d) represent the reference crystal structures of fcc β-Co (JCPDS Card No.15-0806)
Table S3. Theoretical and experimental ED Results for a DLE-CVD Co film made using a mixture of 100 sccm NH₃ and 100 sccm H₂ as coreactants deposited at 260 °C. The rings belong to the cubic Co phase and the discrete spots came from the Si substrate, which was used for internal calibration.

<table>
<thead>
<tr>
<th>No.</th>
<th>hkl</th>
<th>d(A)</th>
<th>Ring no.</th>
<th>Calculated d (A)</th>
<th>error</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>111</td>
<td>2.05</td>
<td>1</td>
<td>2.0523</td>
<td>0.11%</td>
</tr>
<tr>
<td>2</td>
<td>200</td>
<td>1.77</td>
<td>2</td>
<td>1.8355</td>
<td>3.7%</td>
</tr>
<tr>
<td>3</td>
<td>220</td>
<td>1.25</td>
<td>3</td>
<td>1.259</td>
<td>0.72%</td>
</tr>
<tr>
<td>4</td>
<td>311</td>
<td>1.07</td>
<td>4</td>
<td>1.0863</td>
<td>1.52%</td>
</tr>
</tbody>
</table>

For Table S3, the indices of planes (hkl) and interplanar spacings (d) represent the reference crystal structures of fcc β-Co (JCPDS Card No.15-0806).

From Table S1 to S3, the error in the Experimental value column is calculated as the difference between the measured value and the closest reference value, presented as a percentage.

Table S4. Resistivity of DLE-CVD Co with different carbon contents

<table>
<thead>
<tr>
<th>Deposition Temperature (°C)</th>
<th>200</th>
<th>230</th>
<th>260</th>
<th>290</th>
</tr>
</thead>
<tbody>
<tr>
<td>Carbon Content (at%)</td>
<td>&lt; 1</td>
<td>&lt; 2</td>
<td>5</td>
<td>15</td>
</tr>
<tr>
<td>Resistivity (µOhm·cm)</td>
<td>25</td>
<td>30</td>
<td>100</td>
<td>195</td>
</tr>
</tbody>
</table>