Measuring Code Optimization Impact on Voltage Noise
| Title: | Measuring Code Optimization Impact on Voltage Noise |
| Author: |
Kanev, Svilen; Jones, Timothy M.; Wei, Gu-Yeon; Brooks, David M.; Janapa Reddi, Vijay
Note: Order does not necessarily reflect citation order of authors. |
| Citation: | Kanev, Svilen, Timothy M. Jones, Gu-Yeon Wei, David Brooks, and Vijay Reddi. 2013. “Measuring Code Optimization Impact on Voltage Noise.” In the Proceedings of the 9th Silicon Errors in Logic - System Effects Workshop (SELSE 9), Palo Alto, California, March 26 – 27, 2013. |
| Full Text & Related Files: |
selse13vopt.pdf (183.6Kb; PDF) 
|
| Abstract: | In this paper, we characterize the impact of compiler optimizations on voltage noise. While intuition may suggest that the better processor utilization ensured by optimizing compilers results in a small amount of voltage variation, our measurements on a Intel® Core™2 Due Processor show the opposite - the majority of SPEC 2006 benchmarks exhibit more voltage droops when aggressively optimized. We show that this increase in noise could be sufficient for a net performance decrease in a typical case, resilient design. |
| Published Version: | http://softerrors.info/selse/images/selse_2013/papers/28selse2013_submission_10.pdf |
| Other Sources: | http://www.eecs.harvard.edu/~skanev/papers/selse13vopt.pdf |
| Terms of Use: | This article is made available under the terms and conditions applicable to Open Access Policy Articles, as set forth at http://nrs.harvard.edu/urn-3:HUL.InstRepos:dash.current.terms-of-use#OAP |
| Citable link to this page: | http://nrs.harvard.edu/urn-3:HUL.InstRepos:25415919 |
| Downloads of this work: |
This item appears in the following Collection(s)
-
FAS Scholarly Articles [15237]
Contact administrator regarding this item (to report mistakes or request changes)
