An Accelerator-Based Wireless Sensor Network Processor in 130 nm CMOS
MetadataShow full item record
CitationHempstead, Mark, David Brooks, and Gu-Yeon Wei. 2011. “An Accelerator-Based Wireless Sensor Network Processor in 130 Nm CMOS.” IEEE J. Emerg. Sel. Topics Circuits Syst. 1 (2) (June): 193–202. doi:10.1109/jetcas.2011.2160751.
AbstractNetworks of ultra-low-power nodes capable of sensing, computation, and wireless communication have applications in medicine, science, industrial automation, and security. Reducing power consumption requires the development of system-on-chip implementations that must provide both energy efficiency and adequate performance to meet the demands of the long deployment lifetimes and bursts of computation that characterize wireless sensor network (WSN) applications. Therefore, this work argues that designers should evaluate the design in terms of average power for an entire workload, including active and idle periods, not just the metric of energy-per-instruction.
Citable link to this pagehttp://nrs.harvard.edu/urn-3:HUL.InstRepos:27770104
- FAS Scholarly Articles