XIOSim: power-performance modeling of mobile x86 cores

DSpace/Manakin Repository

XIOSim: power-performance modeling of mobile x86 cores

Citable link to this page


Title: XIOSim: power-performance modeling of mobile x86 cores
Author: Kanev, Svilen; Wei, Gu-Yeon; Brooks, David M.

Note: Order does not necessarily reflect citation order of authors.

Citation: Kanev, Svilen, Gu-Yeon Wei, and Brooks, David. 2012. XIOSim: Power-performance Modeling of Mobile x86 Core. In Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design, 267-272, Redondo Beach, California. doi:10.1145/2333660.2333722
Access Status: Full text of the requested work is not available in DASH at this time (“dark deposit”). For more information on dark deposits, see our FAQ.
Full Text & Related Files:
Abstract: Simulation is one of the main vehicles of computer architecture research. In this paper, we present XIOSim - a highly detailed microarchitectural simulator targeted at mobile x86 microprocessors. The simulator execution model that we propose is a blend between traditional user-level simulation and full-system simulation. Our current implementation features detailed power and performance core models which allow microarchitectural exploration. Using a novel validation methodology, we show that XIOSim's performance models manage to stay well within 10% of real hardware for the whole SPEC CPU2006 suite. Furthermore, we validate power models against measured data to show a deviation of less than 5% in terms of average power consumption.
Published Version: doi:10.1145/2333660.2333722
Citable link to this page: http://nrs.harvard.edu/urn-3:HUL.InstRepos:34728751
Downloads of this work:

Show full Dublin Core record

This item appears in the following Collection(s)


Search DASH

Advanced Search