Evaluation of voltage stacking for near-threshold multicore computing
Access StatusFull text of the requested work is not available in DASH at this time ("restricted access"). For more information on restricted deposits, see our FAQ.
MetadataShow full item record
CitationLee, Sae Kyu, David Brooks, and Gu-Yeon Wei. 2012. Evaluation of Voltage Stacking for Near-threshold Multicore Computing. In Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design, July 30-August 1, 2012, Redondo Beach, California, 373-378. ACM: New York, NY. doi:10.1145/2333660.2333746
AbstractThis paper evaluates voltage stacking in the context of near-threshold multicore computing. Key attributes of voltage stacking are investigated using results from a test-chip prototype built in 150nm FDSOI CMOS. By "stacking" logic blocks on top of each other, voltage stacking reduces the chip current draw and simplifies off-chip power delivery but within-die voltage noise due to inter-layer current mismatch is an issue. Results show that unlike conventional power delivery schemes, supply rail impedance in voltage stacked systems depend on aggregate power consumption, leading to better noise immunity for high power (low impedance) operation for many-core processors.
Citable link to this pagehttp://nrs.harvard.edu/urn-3:HUL.InstRepos:34729344
- FAS Scholarly Articles