Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling
Access StatusFull text of the requested work is not available in DASH at this time ("dark deposit"). For more information on dark deposits, see our FAQ.
Reddi, Vijay Janapa
MetadataShow full item record
CitationReddi, Vijay J., Svilen Kanev, Kim Wonyoung, Simone Campanoni, Michael D. Smith, Gu-Yeon Wei, and David M. Brooks. 2010. "Voltage smoothing: characterizing and mitigating voltage noise in production processors via software-guided thread scheduling." 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 4-8 Dec. 2010, Atlanta, GA, 77-88. doi:10.1109/MICRO.2010.35
AbstractParameter variations have become a dominant challenge in microprocessor design. Voltage variation is especially daunting because it happens so rapidly. We measure and characterize voltage variation in a running Intel Core2 Duo processor. By sensing on-die voltage as the processor runs single-threaded, multi-threaded, and multi-program workloads, we determine the average supply voltage swing of the processor to be only 4 percent, far from the processor's 14percent worst-case operating voltage margin. While such large margins guarantee correctness, they penalize performance and power efficiency. We investigate and quantify the benefits of designing a processor for typical-case (rather than worst-case) voltage swings, assuming that a fail-safe mechanism protects it from infrequently occurring large voltage fluctuations. With today's processors, such resilient designs could yield 15 percent to 20 percent performance improvements. But we also show that in future systems, these gains could be lost as increasing voltage swings intensify the frequency of fail-safe recoveries. After characterizing micro architectural activity that leads to voltage swings within multi-core systems, we show that a voltage-noise-aware thread scheduler in software can co-schedule phases of different programs to mitigate error recovery overheads in future resilient processor designs.
Citable link to this pagehttp://nrs.harvard.edu/urn-3:HUL.InstRepos:34729345
- FAS Scholarly Articles