Gu, Jiangjiang J.Wang, XinweiWu, HengGordon, RoyYe, Peide D.2013-10-152013Gu, Jiangjiang J., Xinwei Wang, Heng Wu, Roy G. Gordon, and Peide D. Ye. 2013. Variability improvement by interface passivation and EOT scaling of InGaAs nanowire MOSFETs. IEEE Electron Device Letters 34(5): 608-610.0741-3106http://nrs.harvard.edu/urn-3:HUL.InstRepos:11169839High-performance InGaAs gate-all-around (GAA) nanowire MOSFETs with channel length (\(L_{ch}\)) down to 20 nm are fabricated by integrating a higher-k \(LaAlO_3\)-based gate-stack with an equivalent oxide thickness of 1.2nm. It is found that inserting an ultrathin (0.5 nm) \(Al_2O_3\) interfacial layer between the higher k \(LaAlO_3\) and InGaAs can significantly improve the interface quality and reduce device variation. As a result, a record low subthreshold swing of 63 mV/dec is demonstrated at sub-80-nm \(L_{ch}\) for the first time, making InGaAs GAA nanowire devices a strong candidate for future low-power transistors.en-USvariabilityMOSFETInGaAsnanowireJournal Article2013-04-23Gu, Jiangjiang J.; Wang, Xinwei; Wu, Heng; Gordon, Roy G.; Yu, Peide D.2013-10-1510.1109/LED.2013.2248114