Publication:
First Experimental Demonstration of Gate-all-around III-V MOSFET by Top-down Approach

Thumbnail Image

Date

2012-02-23

Journal Title

Journal ISSN

Volume Title

Publisher

The Harvard community has made this article openly available. Please share how this access benefits you.

Research Projects

Organizational Units

Journal Issue

Citation

Gu, Jianjiang, Yiqun Liu, Yanqing Wu, Robert Colby, Roy G. Gordon, and Peide D. Ye. 2011. First experimental demonstration of gate-all-around III-V MOSFET by top-down approach. Paper presented at the 2011 IEEE International Electron Devices Meeting, Washington, D.C.

Research Data

Abstract

The first inversion-mode gate-all-around (GAA) III-V MOSFETs are experimentally demonstrated with a high mobility In0.53Ga0.47As channel and atomic-layer-deposited (ALD) Al2O3/WN gate stacks by a top-down approach. A well-controlled InGaAs nanowire release process and a novel ALD high-k/metal gate process has been developed to enable the fabrication of III-V GAA MOSFETs. Well-behaved on-state and off-state performance has been achieved with channel length (Lch) down to 50nm. A detailed scaling metrics study (S.S., DIBL, VT) with Lch of 50nm - 110nm and fin width (WFin) of 30nm - 50nm are carried out, showing the immunity to short channel effects with the advanced 3D structure. The GAA structure has provided a viable path towards ultimate scaling of III-V MOSFETs.

Description

Other Available Sources

Keywords

mesoscale and nanoscale physics

Terms of Use

This article is made available under the terms and conditions applicable to Open Access Policy Articles (OAP), as set forth at Terms of Service

Endorsement

Review

Supplemented By

Referenced By

Related Stories