Publication: GaAs Enhancement-Mode NMOSFETs Enabled by Atomic Layer Epitaxial \(La_{1.8}Y_{0.2}O_3\) as Dielectric
Open/View Files
Date
2013-02-04
Published Version
Published Version
Journal Title
Journal ISSN
Volume Title
Publisher
Institute of Electrical and Electronics Engineers
The Harvard community has made this article openly available. Please share how this access benefits you.
Citation
Dong, L., X. W. Wang, J. Y. Zhang, X. F. Li, Roy Gerald Gordon, and P. D. Ye. Forthcoming. GaAs enhancement-mode NMOSFETs enabled by atomic layer epitaxial \(La_{1.8}Y_{0.2}O_3\) as dielectric. IEEE Electron Device Letters.
Research Data
Abstract
We demonstrate high performance enhancement-mode (E-mode) GaAs NMOSFETs with an epitaxial gate dielectric layer of \(La_{1.8}Y_{0.2}O_3\) grown by atomic layer epitaxy (ALE) on GaAs(111)A substrates. A \(0.5-\mu m\)-gate-length device has a record-high maximum drain current of 336 mA/mm for surface-channel E-mode GaAs NMOSFETs, a peak intrinsic transconductance of 210 mS/mm, a subthreshold swing of 97 mV/dec and an \(I_{ON}/I_{OFF}\) ratio larger than \(10^7\). Thermal stability of the single crystalline \(La_{1.8}Y_{0.2}O_3\)-single crystalline GaAs interface is investigated by capacitance-voltage (C-V) and conductance-voltage (G-V) analysis. High temperature annealing is found to be effective to reduce the \(D_{it}\).
Description
Other Available Sources
Keywords
enhancement mode, GaAs MOSFET, atomic layer epitaxy
Terms of Use
This article is made available under the terms and conditions applicable to Open Access Policy Articles (OAP), as set forth at Terms of Service