Publication: Evaluation of voltage stacking for near-threshold multicore computing
Date
2012
Published Version
Journal Title
Journal ISSN
Volume Title
Publisher
ACM
The Harvard community has made this article openly available. Please share how this access benefits you.
Citation
Lee, Sae Kyu, David Brooks, and Gu-Yeon Wei. 2012. Evaluation of Voltage Stacking for Near-threshold Multicore Computing. In Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design, July 30-August 1, 2012, Redondo Beach, California, 373-378. ACM: New York, NY. doi:10.1145/2333660.2333746
Research Data
Abstract
This paper evaluates voltage stacking in the context of near-threshold multicore computing. Key attributes of voltage stacking are investigated using results from a test-chip prototype built in 150nm FDSOI CMOS. By "stacking" logic blocks on top of each other, voltage stacking reduces the chip current draw and simplifies off-chip power delivery but within-die voltage noise due to inter-layer current mismatch is an issue. Results show that unlike conventional power delivery schemes, supply rail impedance in voltage stacked systems depend on aggregate power consumption, leading to better noise immunity for high power (low impedance) operation for many-core processors.
Description
Other Available Sources
Keywords
Near-threshold computing, power delivery, power management, voltage stacking
Terms of Use
Metadata Only